The 
Introduction
It is well known that the metal-oxide-semiconductor field effect transistors can have a better electrical performance when a larger portion of channel area is controlled by an additional gate electrode.
[1] The dual-gate or double-gate (DG) structure has already been proposed for a sub-micron silicon complimentary metal-oxide-semiconductor (CMOS). The DG amorphous silicon (a-Si:H) TFTs have also been investigated to provide an effective light shielding that guarantee the TFT's electrical reliability under illumination. [2, 3] However, the presence of bias on the additional gate electrode introduces unwanted shifts in a-Si:H TFT sub-threshold swing (SS) and threshold voltage. To address this problem, the additional gate electrode has been grounded to provide reliable circuit operation in a pixel array. [3, 4] We believe that the dual-gate a-IGZO TFT structure has the advantage of producing an enhanced device performance and stability under light illumination.
It was previously reported that the coplanar homojunction a-IGZO TFT has a good ohmic source/drain (S/D) junction and is capable of achieving small channel lengths. [5, 6] In this paper, we describe the DG coplanar homojunction a-IGZO TFT electrical characteristics, and stability under bias temperature stress (BTS) and under illumination.
Experimental
2.1. a-IGZO TFT structure Figure 1 shows processing step during the DG TFT fabrication. [5] To form a bottom gate electrode, a 100 nm-thick Mo film was deposited by a direct-current sputtering on glass substrate (Corning 1737) and patterned to form the bottom gate electrode (a). A 200 nm-thick SiOx layer was deposited by plasma enhanced chemical vapor deposition (PECVD) at 340 °C which will be used as a bottom gate insulator (b). The a-IGZO film (30 nm) was D.C. sputtered at room temperature and defined using a diluted hydrochloric acid (c). A 150 nm a-SiO X channel protection layer (CPL) was sputtered and patterned by dry etching (d). The CPL defines the TFT width (W) and length (L). The CPL Figure 1 A schematic representation of the processing steps used during the DG TFT fabrication.
patterning was followed by a PECVD at 250 °C of bi-layer passivation of 300 nm-thick amorphous silicon nitride (a-SiN X :H) and 50 nm-thick a-SiO X . During the a-SiN X :H PECVD process, hydrogen in the reactive PECVD chamber and/or in the a-SiN X :H layer dopes the exposed a-IGZO region and increases its electrical conductivity (e). Next the contact vias were formed in top passivation bi-layer by dry etching (f), followed by the sputtering and patterning of 100 nm-thick Mo source/drain electrodes. At the same time the Mo top gate is formed (g). It should be noticed that in such device structure Mo metal gate and source/drain contacts do not overlap; although there is some overlap between Mo metal gate and the hydrogen doped S/D contact regions. There is sepera- -tion of about 20 μm between CPL edge and S/D via edge. Finally the TFT underwent a thermal annealing process at 270 ºC in atmosphere. Figure 2 shows schematic cross-section and top view of the DG TFT. The macroscopic image of the DG TFT is shown in Figure 3 .
Electrical measurements
All the TFTs' electrical transfer characteristics were measured using an Agilent 4156C parameter analyzer with the source acting as the ground and a gate-to-source voltage (V GS ) is applied and swept on both top and bottom gate electrodes at the same time; V ST = V BG = V TG . During transfer characteristics measurement, the V GS is sweeping from -10 to 15 V and from 15 to -10 V at 0.2 V intervals. The reverse direction sweeping of V GS is used to check for device hysteresis.
For bias-temperature stress (BTS) experiments, a stress voltages, V ST = +15 V or -15V are used for positive BTS (PBTS) and negative BTS (NBTS), respectively. The drain terminal is shorted to source terminal. The stress voltage is also applied on top and bottom gates. The stress temperature is fixed at 80 °C.
To check the device characteristics under illumination, we expose DG TFTs to Mercury-Xeon (Oriel 6291) arc lamp through a microscope via a fiber optic (with 10mW/cm 2 of illumination over the top surface of the device). The wavelength (λ) of the illuminated light has the spectral range from 200 to 2,400 nm. 
3.
Results and Discussion Figure 4 shows the output characteristics of the DG a-IGZO TFT.
Device Electrical Parameters Extraction
The inset of Figure 4 shows details of output characteristics for the drain voltage (V DS ), 0 V ≤ V DS ≤ 1 V; no current crowding is found near the origin. Therefore, it can be concluded that the Mo/a-IGZO contact is ohmic in nature in such device configurations. [7] The TFT transfer characteristic is also measured. 
and in the saturation regime of the operation. [8] (
where W and L are the channel width and length of the TFT, respectively. The V GS is gate voltage and C DI is gate insulator capacitance per unit area; C DI =C TI +C BI where C TI and C BI are the capacitance per unit area for top and bottom gate insulators, respectively. The dielectric constant for a-SiOx and a-SiNx is 3·ε 0 and 7·ε 0 , respectively. The best linear fit to equation (1) and (2) between 90% and 10% of the maximum I D is used for the V TH and µ EFF extraction. The sub-threshold swing (SS) is extracted from the sub-threshold region data. 
The drain current range one order below to one order above from a maximum (∂logI ∂V ⁄ ) point is used to calculate the SS. More details about device parameter extraction can be found in [9] . The extracted device parameters in linear and saturation regime are summarized in Table 1 .
a-IGZO TFT Electrical Characteristics
Our DG a-IGZO TFT has following room temperature properties: μ EFF = 15.07 cm 2 /V·s, V TH = 0.37 V, SS = 99 mV/dec, off-state drain current (I OFF ) ~ 10 -13
A and on-off current ratio over 10 9 . These results indicate a very good electrical performance of the DG a-IGZO TFT. By comparing with the typical a-IGZO coplanar homojunction TFTs which have been previously reported [5, 6] , the considerable improvements in I ON and SS with DG TFT structure are noteworthy.
In Table 1 , we have compared these results with those obtained for DG a-IGZO TFT with bottom gate (BG) bias condition. For BG bias condition, the V GS is applied only on bottom gate while the top gate is grounded. The BG TFT structure is similar to a traditional TFT structure. In DG a-IGZO TFT, since the V GS is applied on top and bottom gate electrodes, two channels on top and bottom sides of a-IGZO layer are formed together resulting in steeper SS and higher I ON . Furthermore the gate electrodes in the DG structure confine the channel area more effectively. The V TH difference between linear and saturation regime is smaller and the µ EFF in saturation regime is increased.
3.3.
Bias-Temperature Stress of DG TFTs Figure 6 shows the evolution of the DG a-IGZO TFT transfer characteristics under positive BTS (PBTS) and negative BTS (NBTS). The parallel positive shift of I-V curves is observed under PBTS. During NBTS, only a very small shift is observed. From the V TH extracted from Figure 6 , the V TH shift (ΔV TH ) as a function of bias-temperature stress time is shown in Figure 7 . The ΔV TH is defined by the difference between the V TH after each stress time and initial V TH . It should be noticed that all the BTS induced electrical instability can be fully recover after a thermal annealing step (1 hour, 350 C). Each series of BTS experiment is performed on the same TFT and to ensure consistent initial TFT properties, the thermal annealing is applied before each new BTS experiment is conducted.
The V TH shifts of TFTs under PBTS can be explained by charge trapping mechanism, similar to that observed in in amorphous Table 1 Extracted device parameters for DG and BG coplanar homojunction a-IGZO TFTs. 
DG TFT under broadband illumination
We have shown in [9] that the illumination with λ > λ TH generates the electron-hole pairs (EHP) that will affect the a-IGZO TFT electrical characteristics; the λ TH is the threshold wavelength which is closely related to the a-IGZO optical band-gap. No major changes in TFT electrical characteristics occur in the wavelength range, 600 nm (2.07 eV) > λ > 420 nm (2.95 eV). A significant changes on I OFF , SS and V TH take place only for λ < 420 nm. For this initial study it was concluded that the a-IGZO TFT will require the light shield when is used in flat panel displays (AMLCDs or AM-OLEDs) as switching or driving thin-film transistor.
One possible approach to realize the TFT light shield is to use the top gate as light shield in DG TFT configuration. Such TFT structure will allow achieving both a high device electrical performance and stable operation under illumination.
To test this idea, we investigated the DG TFT characteristics under light illumination. Figure 8 shows the transfer characteristic of the DG a-IGZO TFT in the dark and under illumination from the top. Both I-V curves are identical. From this result it is clear that in DG TFT structure, the top gate electrode is very effective light shield and should provide stable device operation during front illumination.
Conclusions
We investigated the electrical characteristics of dual-gate a-IGZO coplanar homojunction TFT with a-SiOx gate insulator. When a gate voltage is applied on top and bottom gate simultaneously, the DG a-IGZO TFT shows desirable electrical performance (μ EFF = 15.07 cm 2 /V·s, V TH = 0.37 V, SS = 99 mV/dec, I OFF ~ 10 -13 A and on-off ratio over 10 9 ) required for next generation flat panel displays. Furthermore ΔV TH dependence on stress voltage and time was investigated. Under PBTS (V ST = +15V), the V TH of DG TFTs shifts about +4.5V after 10,000 seconds at 80 °C. On the other hand, there is no noticeable V TH shift under NBTS. These BTS results are consistent with the carrier trapping (electrons during PBTS and holes during NBTS) mechanism at the a-IGZO / gate insulator interfaces or within gate insulator itself near these interfaces. Finally, we demonstrated experimentally that the DG TFT is suitable device structure to be used when illumination is present during operation of the flat panel displays.
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